Moon, Y.H.[Yong Ho],
Kim, G.Y.[Gyu Yeong],
Kim, J.H.[Jae Ho],
An Improved Early Detection Algorithm for All-Zero Blocks in H.264
Video Encoding,
CirSysVideo(15), No. 8, August 2005, pp. 1053-1057.
IEEE DOI Link
0508
BibRef
Earlier: A2, A1, A3:
An early detection of all-zero DCT blocks in H.264,
ICIP04(I: 453-456).
IEEE DOI Link
0505
BibRef
Moon, Y.H.[Yong Ho],
A New Coeff-Token Decoding Method With Efficient Memory Access in
H.264/AVC Video Coding Standard,
CirSysVideo(17), No. 6, June 2007, pp. 729-736.
IEEE DOI Link
0706
BibRef
Moon, Y.H.[Yong Ho],
An Advanced Total_Zeros Decoding Method Based on New Memory
Architecture in H.264/AVC CAVLC,
CirSysVideo(18), No. 9, September 2008, pp. 1312-1317.
IEEE DOI Link
0810
BibRef
Kwak, S.H.[Sang-Hoon],
Kim, J.W.[Jin-Wook],
Har, D.S.[Dong-Soo],
A Novel Hardware Architecture of Intra-Predictor Generator for
H.264/AVC Codec,
IEICE(E91-D), No. 7, July 2008, pp. 2083-2086.
WWW Version.
0807
BibRef
Fan, C.P.[Chih-Peng],
Fast 2-Dimensional 8 x 8 Integer Transform Algorithm Design for
H.264/AVC Fidelity Range Extensions,
IEICE(E89-D), No. 12, December 2006, pp. 3006-3011.
WWW Version.
0612
BibRef
Khan, N.A.,
Masud, S.,
Ahmad, A.,
A variable block size motion estimation algorithm for real-time H.264
video encoding,
SP:IC(20), No. 4, April 2006, pp. 306-315.
WWW Version.
0605
BibRef
Chen, K.H.,
Guo, J.I.,
Wang, J.S.,
A High-Performance Direct 2-D Transform Coding IP Design for MPEG-4
AVC/H.264,
CirSysVideo(16), No. 4, April 2006, pp. 472-483.
IEEE DOI Link
0605
BibRef
Ku, C.W.,
Cheng, C.C.,
Yu, G.S.,
Tsai, M.C.,
Chang, T.S.,
A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and
Still Camera Applications,
CirSysVideo(16), No. 8, August 2006, pp. 917-928.
IEEE DOI Link
0609
BibRef
Amer, I.[Ihab],
Badawy, W.[Wael],
Jullien, G.[Graham],
A proposed hardware reference model for spatial transformation and
quantization in H.264,
JVCIR(17), No. 2, April 2006, pp. 533-552.
WWW Version.
0711
H.264; Advanced video coding; DCT; Hadamard; Hardware; VLSI;
FPGA; ASIC; Transform; Quantization; Video coding
BibRef
Chen, Y.K.[Yen-Kuang],
Li, E.Q.[Eric Q.],
Zhou, X.S.[Xiao-Song],
Ge, S.[Steven],
Implementation of H.264 encoder and decoder on personal computers,
JVCIR(17), No. 2, April 2006, pp. 509-532.
WWW Version.
0711
H.264; Video codec; Multimedia; MMX/SSE Technologies; SIMD;
Hyper-Threading Technology; Multi-threading
BibRef
Ren, J.F.[Jian-Feng],
Kehtarnavaz, N.[Nasser],
Budagavi, M.[Madhukar],
A fast feature-assisted adaptive early termination approach for
multiple reference frames motion estimation in H.264,
RealTimeIP(3), No. 1-2, March 2008, pp. xx-yy.
Springer DOI Link
0804
BibRef
Ren, J.F.[Jian-Feng],
Kehtarnavaz, N.[Nasser],
Fast adaptive termination mode selection for H.264 scalable video
coding,
RealTimeIP(4), No. 1, March 2009, pp. xx-yy.
Springer DOI Link
0903
BibRef
Earlier:
Fast adaptive early termination for mode selection in H.264 scalable
video coding,
ICIP08(2464-2467).
IEEE DOI Link
0810
BibRef
Babionitakis, K.,
Doumenis, G.,
Georgakarakos, G.,
Lentaris, G.,
Nakos, K.,
Reisis, D.,
Sifnaios, I.,
Vlassopoulos, N.,
A real-time H.264/AVC VLSI encoder architecture,
RealTimeIP(3), No. 1-2, March 2008, pp. xx-yy.
Springer DOI Link
0804
BibRef
Po, L.M.,
Guo, K.,
Transform-Domain Fast Sum of the Squared Difference Computation for
H.264/AVC Rate-Distortion Optimization,
CirSysVideo(17), No. 6, June 2007, pp. 765-773.
IEEE DOI Link
0706
BibRef
Yang, C.L.[Chun-Ling],
Po, L.M.[Lai-Man],
Lam, W.H.[Wing-Hong],
A fast H.264 intra prediction algorithm using macroblock properties,
ICIP04(I: 461-464).
IEEE DOI Link
0505
BibRef
Jung, B.[Bongsoo],
Jeon, B.W.[Byeung-Woo],
Adaptive slice-level parallelism for H.264/AVC encoding using pre
macroblock mode selection,
JVCIR(19), No. 8, December 2008, pp. 558-572,.
Elsevier DOI Link
WWW Version.
0804
Parallelism; Parallel processing; Thread-level parallelism;
Slice-level parallelism; H.264/AVC; Fast inter mode selection; Fast
mode decision; Selective intra coding
BibRef
Yi, Y.,
Song, B.C.,
High-Speed CAVLC Encoder for 1080p 60-Hz H.264 Codec,
SPLetters(15), No. 1, 2008, pp. 891-894.
IEEE DOI Link
0812
BibRef
Fan, C.P.,
Su, G.A.,
Efficient Low-Cost Sharing Design of Fast 1-D Inverse Integer Transform
Algorithms for H.264/AVC and VC-1,
SPLetters(15), No. 1, 2008, pp. 926-929.
IEEE DOI Link
0901
BibRef
Fan, C.P.,
Su, G.A.,
Efficient Fast 1-D 8x8 Inverse Integer Transform for VC-1
Application,
CirSysVideo(19), No. 4, April 2009, pp. 584-590.
IEEE DOI Link
0906
BibRef
Chao, Y.C.,
Wei, S.T.,
Liu, B.D.,
Yang, J.F.,
Combined CAVLC Decoder, Inverse Quantizer, and Transform Kernel in
Compact H.264/AVC Decoder,
CirSysVideo(19), No. 1, January 2009, pp. 53-62.
IEEE DOI Link
0902
BibRef
Dang, P.P.[Philip P.],
Architecture of an application-specific processor for real-time
implementation of H.264/AVC sub-pixel interpolation,
RealTimeIP(4), No. 1, March 2009, pp. xx-yy.
Springer DOI Link
0903
BibRef
Urban, F.[Fabrice],
Nezan, J.F.[Jean-François],
Raulet, M.[Mickaël],
HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high
definition video encoding,
RealTimeIP(4), No. 1, March 2009, pp. xx-yy.
Springer DOI Link
0903
BibRef
Lin, Y.K.,
Ku, C.W.,
Li, D.W.,
Chang, T.S.,
A 140-MHz 94 K Gates HD1080p 30-Frames/s Intra-Only Profile H.264
Encoder,
CirSysVideo(19), No. 3, March 2009, pp. 432-436.
IEEE DOI Link
0903
BibRef
Celebi, A.[Anil],
Akbulut, O.[Orhan],
Urhan, O.[Oguzhan],
Hamzaoglu, I.[Ilker],
Erturk, S.[Sarp],
An All Binary Sub-Pixel Motion Estimation Approach
and its Hardware Architecture,
Consumer(54), No. 4, November 2008.
BibRef
0811
Parlak, M.[Mustafa],
Adibelli, Y.[Yusuf],
Hamzaoglu, I.[Ilker],
A Novel Computational Complexity and Power Reduction Technique
for H.264 Intra Prediction,
Consumer(54), No. 4, November 2008.
BibRef
0811
Hamzaoglu, I.[Ilker],
Tasdizen, O.[Ozgur],
Sahin, E.[Esra],
An Efficient H.264 Intra Frame Coder System,
Consumer(54), No. 4, November 2008.
BibRef
0811
Parlak, M.[Mustafa],
Hamzaoglu, I.[Ilker],
Low Power H.264 Deblocking Filter Hardware Implementations,
Consumer(54), No. 2, May 2008.
BibRef
0805
Schwalb, M.,
Ewerth, R.,
Freisleben, B.,
Fast Motion Estimation on Graphics Hardware for H.264 Video Encoding,
MultMed(11), No. 1, January 2009, pp. 1-10.
IEEE DOI Link
0905
BibRef
Lin, H.Y.[Heng-Yao],
Lu, Y.H.[Ying-Hong],
Liu, B.D.[Bin-Da],
Yang, J.F.[Jar-Ferr],
A Highly Efficient VLSI Architecture for H.264/AVC CAVLC Decoder,
MultMed(10), No. 1, January 2008, pp. 31-42.
IEEE DOI Link
0905
BibRef
Lou, J.,
Jagmohan, A.,
He, D.,
Lu, L.,
Sun, M.T.,
H.264 Deblocking Speedup,
CirSysVideo(19), No. 8, August 2009, pp. 1178-1182.
IEEE DOI Link
0909
BibRef
Bahari, A.,
Arslan, T.,
Erdogan, A.T.,
Low-Power H.264 Video Compression Architectures for Mobile
Communication,
CirSysVideo(19), No. 9, September 2009, pp. 1251-1261.
IEEE DOI Link
0909
BibRef
Yang, Y.C.,
Guo, J.I.,
High-Throughput H.264/AVC High-Profile CABAC Decoder for HDTV
Applications,
CirSysVideo(19), No. 9, September 2009, pp. 1395-1399.
IEEE DOI Link
0909
BibRef
Finchelstein, D.F.,
Sze, V.,
Chandrakasan, A.P.,
Multicore Processing and Efficient On-Chip Caching for H.264 and Future
Video Decoders,
CirSysVideo(19), No. 11, November 2009, pp. 1704-1713.
IEEE DOI Link
0912
BibRef
Chang, H.C.,
Chen, J.W.,
Wu, B.T.,
Su, C.L.,
Wang, J.S.,
Guo, J.I.,
A Dynamic Quality-Adjustable H.264 Video Encoder for Power-Aware Video
Applications,
CirSysVideo(19), No. 12, December 2009, pp. 1739-1754.
IEEE DOI Link
0912
BibRef
Chen, Z.X.[Zhen-Xing],
Goto, S.,
A QP and Partition-Size Statistic Based Fuzzy Algorithm for Fast Inter
and Intra Mode Decision in Video Coding,
CISP09(1-5).
IEEE DOI Link
0910
BibRef
Liu, Y.F.[Yi-Feng],
Xiao, C.B.[Chuang-Bai],
Zhen, L.G.[Li-Gang],
Research in codec optimization and the application of SP-frame in
H.264/AVC,
IASP09(212-215).
IEEE DOI Link
0904
BibRef
Choi, W.J.[Won-Joon],
Park, J.H.[Jong-Hyuk],
Lee, S.S.[Seong-Soo],
A high-performance and low-power unified 4X4 / 8X8 transform architecture
for the H.264/AVC Codec,
IVCNZ08(1-6).
IEEE DOI Link
0811
BibRef
Lin, D.T.[Daw-Tung],
Yang, C.Y.[Chung-Yu],
H.264/AVC Video Encoder Realization and Acceleration on TI DM642 DSP,
PSIVT09(910-920).
Springer DOI Link
0901
BibRef
Loukil, H.,
Kaanich, B.,
Atitallah, A.B.[A. Ben],
Kadionik, P.,
Masmoudi, N.,
An Efficient Hardware Architecture Design for H.264/AVC INTRA 4X4
Algorithm,
IPTA08(1-5).
IEEE DOI Link
0811
BibRef
Yoo, K.[Kiwon],
Lee, J.H.[Jae-Hun],
Sohn, K.H.[Kwang-Hoon],
VLSI architecture design of motion vector processor for H.264/AVC,
ICIP08(1412-1415).
IEEE DOI Link
0810
BibRef
Nayak, R.[Rohit],
Chen, Y.[Ying],
A Parallel Hardware Implementation for Motion Estimation for H.264/AVC
Standard,
Southwest08(105-108).
IEEE DOI Link
0803
BibRef
Zatt, B.[Bruno],
Ferreira, V.[Valter],
Agostini, L.[Luciano],
Wagner, F.R.[Flávio R.],
Susin, A.[Altamiro],
Bampi, S.[Sergio],
Motion Compensation Hardware Accelerator Architecture for H.264/AVC,
PSIVT07(24-35).
Springer DOI Link
0712
BibRef
Pyen, S.M.[Seung-Man],
Min, K.Y.[Kyeong-Yuk],
Chong, J.W.[Jong-Wha],
Goto, S.[Satoshi],
An Efficient Hardware Architecture for Full-Search Variable Block Size
Motion Estimation in H.264/AVC,
ISVC06(II: 554-563).
Springer DOI Link
0611
BibRef
Ou, C.M.[Chien-Min],
Roan, H.C.[Huang-Chun],
Hwang, W.J.[Wen-Jyi],
Fractional Full-Search Motion Estimation VLSI Architecture for
H.264/AVC,
PSIVT06(861-868).
Springer DOI Link
0612
BibRef
Li, H.Y.[Hai-Yan],
Wen, M.[Mei],
Zhang, C.Y.[Chun-Yuan],
Wu, N.[Nan],
Li, L.[Li],
Xun, C.Q.[Chang-Qing],
Accelerated Motion Estimation of H.264 on Imagine Stream Processor,
ICIAR05(367-374).
Springer DOI Link
0509
BibRef
Sheng, B.[Bin],
Gao, W.[Wen],
Wu, D.[Di],
An implemented architecture of deblocking filter for H.264/AVC,
ICIP04(I: 665-668).
IEEE DOI Link
0505
BibRef
McVeigh, J.S.[Jeffrey S.],
Method and apparatus for compressing multi-view video,
US_Patent6,055,274, Apr 25, 2000
WWW Version.
BibRef
0004
Iverson, V.,
McVeigh, J.S.,
Reese, B.,
Real-time H.264/AVC codec on Intel architectures,
ICIP04(II: 757-760).
IEEE DOI Link
0505
BibRef
Chapter on Image Processing, Restoration, Enhancement, Filters, Image and Video Coding continues in
Single Chip, Chipset for Coding .